IN THE CLAIMS

1. ((Currently amended) A power management system for dynamically managin
power application	ion to each of a plurality of devices in a computer system, having one or mor
different comp	onents wherein power-is dynamically supplied to each component, the power
management sy	estem comprising:

- (a) a <u>flexible</u> clock generator circuit <u>including at least one fixed rate clock</u> signal oscillator, said generator circuit for generating one or more different clock signals, wherein the frequency of each of said signals can be in a range from less than to greater than the frequency of said fixed rate clock signal; and wherein each clock signal has a different predetermined frequency;
- (b) a clock selector circuit <u>responsive to a rate of usage of each of said</u> plurality of devices that directs a particular frequency of an output signal to be that, based on the task being performed by the computer system, dynamically adjusts the clock signal supplied to <u>each of said plurality of devices to maintain operation of each of said plurality of devices and each component of the computer system in order to reduce minimize the total power being consumed by the computer system.</u>
- 2. (Currently amended) The system of Claim 1 further comprising a static power management system wherein power is withdrawn from components that are not currently active to reduce the power consumption of the computer system for managing power application to each of said plurality of devices by withdrawing power from a device that is not currently active, and re-applying power when said device is needed to be active.

3. (Currently amended) The system of Claim 2, wherein the static power management system includes further comprises a circuit for disconnecting the address, and control data in and data out pins of a component of the computer system in order to reduce the power consumption of the computer system.

- 4. (Currently amended) The system of Claim 1, wherein the clock generator circuit includes further comprises a first oscillator that generates a first clock signal, a second clock oscillator that generates a second clock signal, and a programmable clock circuit that generates a third clock signal based on the second clock signal, and a wherein said clock select circuit that selects one of the first, second and third clock signal signals that is supplied to a portion of the computer system to provide that portion of the computer system with a predetermined clock signal.
- 5. (Currently amended) The system of Claim 4, wherein the clock select circuit includes further comprises a clock state machine for determining the clock state of the computer system at a predetermined time and a clock policy circuit for generating control signals to the clock select circuit in order to output the appropriate clock signal.
- 6. (Currently amended) The system of Claim 5, wherein the clock state machine provides further comprises an idle state wherein when the computer system is waiting for an input, a busy state wherein when the computer system is performing a task, a sleep state wherein when the computer system has timed out due to inactivity and a dead state wherein when power has failed to the computer system.

7. (Currently amended) The system of Claim 6, wherein the clock select circuit includes further comprises a circuit that generates a system clock, a circuit that generates a processor clock and a circuit that generates a co-processor clock wherein each of the clocks is independently and simultaneously operable.

- 8. (Currently amended) The system of Claim 6, wherein, during the idle state, the clock select circuit generates no clock for the phase locked loop and co-processor so that they are off, the clock select circuit generates the first clock signal for the processor so that the processor is clocked at a slow rate and the clock select circuit generates a high rate clock for an interrupt circuit so that the interrupt circuit is active and can increase the clock frequency for the computer system quickly.
- 9. (Original) The system of Claim 6, wherein, during the busy state, the clock select circuit generates a high rate clock signal for the processor, the co-processor and the interrupt circuits.
- 1 10. (Original) The system of Claim 6, wherein, during the sleep state, the clock select 2 circuit generates no clock signal for the processor and the co-processor.
- 1 11. (Original) The system of Claim 5, wherein the clock state machine is controlled 2 by an interrupt signal and software commands.
- 1 12. (Original) The system of Claim 4, wherein the programmable clock circuit 2 generates a fourth clock signal.

60361246v1

- 1 13. (Original) The system of Claim 12, wherein the first, second, third and fourth clock signals have different frequencies.
- 1 14. (Currently amended) The system of Claim 13, wherein the first clock signal frequency <u>is</u> emprises 32 kHz, the second clock signal frequency emprises <u>is</u> 24 MhZ, the third clock signal frequency emprises <u>is</u> 33 MhZ and the fourth clock signal frequency emprises <u>is</u> 66 MhZ.
 - 15. (Currently amended) The system of Claim 4 further comprises comprising a time of day circuit that generates time of day clock signals based on the first clock signal.
 - 16. (Currently amended) The system of Claim 4, wherein the clock select circuit further comprises includes means for dynamically changing the clock frequency applied to each device component of the computer system based on the task being performed by the computer system.
 - 17. (Currently amended) The system of Claim 4, wherein the clock select circuit emprises includes a multiplexer.
 - 18. (Currently amended) The system of Claim 4, wherein the programmable clock generator further emprises includes a prescalar unit and a post scalar unit whose outputs are fed into a phase locked loop that generates a third clock signal and a fourth clock signal having different frequencies.

60361246v1 8

	19.	(Currently	amended)	A	power	managemen	t meth	od	for	a	computer	system
havin	g one o	r more diffe	rent compo	nent	s <u>a plu</u>	rality of dev	ces wh	erei	in p	ow	er is dyna	amically
suppli	ied to ea	ich <u>device</u> ee	omponent , tl	ne po	wer m	anagement m	ethod o	om	pris	ing	g:	

- (a) simultaneously generating by a clock generator having a crystal oscillator one or more different clock signals wherein each clock signal has a different predetermined frequency, and wherein said predetermined frequencies are selectable in a frequency range from less than to greater than a frequency of said crystal oscillator; and
- (b) <u>dynamically</u> adjusts <u>adjusting</u> the clock signal supplied to each component, device of the computer system in order to reduce the total power being consumed by the computer system.
- 20. (Currently amended) The method of Claim 19 further comprising static power management method wherein power is withdrawn withdrawing power from components devices that are not currently active to reduce the power consumption of the computer system so as to provide static power management method.
- 21. (Currently amended) The method of Claim 20, wherein <u>said withdrawing power</u> <u>includes</u> the <u>static power management further comprises</u> disconnecting the <u>an</u> address, <u>and</u> control data in and data out pins of a <u>component device</u> of the computer <u>system method</u> in order to reduce the power consumption of the computer <u>system method</u>.
- 22. (Currently amended) The method of Claim 19, wherein the clock-generation further comprises said generating further includes generating a first clock signal with a first oscillator, generating a second clock signal using a second oscillator, generating a third clock

- 4 signal based on the second clock signal signals, and selecting by a programmable clock select
- 5 <u>circuit</u> one of the first, second and third clock signals that is supplied to a portion of the computer
- 6 system to provide that portion of the computer system with a predetermined clock signal.
- 1 23. (Currently amended) The method of Claim 22, wherein the clock select further
 2 eomprises said selecting further includes determining by a state machine the clock state of the
 3 computer system at a predetermined time and generating control signals to the clock select
- 4 circuit in order to output the appropriate clock signal.

- 24. (Currently amended) The method of Claim 23, wherein <u>said selecting further</u> includes the clock state machine further comprises an idle state wherein the computer <u>system</u> method is waiting for an input, a busy state wherein the computer <u>system</u> method is performing a task, a sleep state wherein the computer system has timed out due to inactivity and a dead state wherein power has failed to the computer system.
- 25. (Currently amended) The method of Claim 24, wherein <u>said selecting further</u> includes the clock select circuit further comprises generating a system clock, generating a processor clock and generating a co-processor clock wherein each of the clocks is independently and simultaneously <u>operable</u>.
- 26. (Currently amended) The method of Claim 24, wherein during the idle state, generating no clock signal is provided to for the phase locked loop and co-processor so that they are off, and generating the first clock signal for the processor so that the processor is clocked at a slow rate and generating a high rate clock for an interrupt circuit so that the interrupt circuit is active and can increase the clock frequency for the computer system method quickly.

- 1 27. (Currently amended) The method of Claim 24, wherein during the busy state,
 2 generating a high rate clock signal is applied to for the processor, the co-processor and the
 3 interrupt circuits.
- 1 28. (Currently amended) The method of Claim 24, wherein during the sleep state,
 2 generating no clock signal is applied to for the processor and the co-processor.
- 1 29. (Original) The method of Claim 23, wherein the clock state machine is controlled 2 by an interrupt signal and software commands.
- 1 30. (Original) The method of Claim 22 further comprising generating a fourth clock 2 signal.
- 1 31. (Original) The method of Claim 30, wherein the first, second, third and fourth clock signals have different frequencies.
 - 32. (Currently amended) The method of Claim 31, wherein the first clock signal frequency emprises is 32 kHz, the second clock signal frequency emprises is 24 MhZ, the third clock signal frequency emprises is 33 MhZ and the fourth clock signal frequency emprises is 66 MhZ.
- 1 33. (Currently amended) The method of Claim 22 further comprising generating
 2 comprises a time of day circuit that generates time of day clock signals based on the first clock
 3 signal.

60361246v1 11

1

2

3

4

34. (Currently amended) The method of Claim 22, wherein the clock select circuit
further comprises includes means for dynamically changing the clock frequency applied to each
device component of the computer system method based on the task being performed by the
computer system method.

- 35. (Currently amended) The method of Claim 22, wherein the clock select circuit comprises includes a multiplexer.
- 36. (Currently amended) The method of Claim 22, wherein the programmable clock circuit method further includes comprises a prescalar unit and a post scalar unit whose having outputs that are fed into a phase locked loop that generates a third clock signal and a fourth clock signal having different frequencies.
- 37. (Currently amended) A flexible clock generator, comprising:
- a first oscillator that generates a first clock signal;

- a second clock oscillator that generates a second clock signal;
- a programmable clock circuit that generates a third clock signal based on the second clock signal wherein a frequency of said third clock signal can be in a range from less than to greater than a frequency of said second clock signal; and
 - a clock select circuit that selects one of the first, second and third clock <u>signals</u> that is supplied to a portion of the computer system to provide that portion of the computer system with a predetermined clock signal.

38. (Currently amended) The generator of Claim 37, wherein the clock select circuit further comprises includes a clock state machine for determining the clock state of the computer system at a predetermined time and a clock policy circuit for generating control signals to the clock select circuit in order to output the appropriate clock signal.

- 39. (Currently amended) The generator of Claim 38, wherein the clock state machine further comprises provides an idle state wherein the computer system is waiting for an input, a busy state wherein the computer system is performing a task, a sleep state wherein the computer system has timed out due to inactivity and a dead state wherein power has failed to the computer system.
- 40. (Currently amended) The generator of Claim 39, wherein the clock select circuit further emprises includes a circuit that generates a system clock, a circuit that generates a processor clock and a circuit that generates a co-processor clock wherein each of the clocks is independently and simultaneously operable.
- 41. (Currently amended) The generator of Claim 39, wherein, during the idle state, the clock select circuit generates no clock for the phase locked loop and co-processor so that they are off, the clock select circuit generates the first clock signal for the processor so that the processor is clocked at a slow rate and the clock select circuit generates a high rate clock for an interrupt circuit so that the interrupt circuit is active and can increase the clock frequency for the computer system quickly.

42. (Original) The generator of Claim 39, wherein, during the busy state, the clock select circuit generates a high rate clock signal for the processor, the co-processor and the interrupt circuits.

1

2

3

1

2

1

2

3

4

- 1 43. (Original) The generator of Claim 39, wherein, during the sleep state, the clock select circuit generates no clock signal for the processor and the co-processor.
- 1 44. (Original) The generator of Claim 38, wherein the clock state machine is 2 controlled by an interrupt signal and software commands.
- 1 45. (Original) The generator of Claim 37, wherein the programmable clock circuit 2 generates a fourth clock signal.
 - 46. (Original) The generator of Claim 45, wherein the first, second, third and fourth clock signals have different frequencies.
 - 47. (Currently amended) The generator of Claim 46, wherein <u>a frequency of</u> the first clock signal <u>frequency comprises is 32 kHz</u>, <u>a frequency of</u> the second clock signal <u>frequency comprises is 24 MhZ</u>, <u>a frequency of</u> the third clock signal <u>frequency comprises is 33 MhZ</u> and <u>a frequency of</u> the fourth clock signal <u>frequency comprises is 66 MhZ</u>.
- 1 48. (Currently amended) The generator of Claim 37 further comprises comprising a 2 time of day circuit that generates time of day clock signals based on the first clock signal.

49.	(Currently amended) The generator of Claim 37, wherein the clock select circui
further comp	prises includes means for dynamically changing the clock frequency applied to each
component of	of the computer system based on the a task being performed by the computer system.

2

3

1

2

4

5

6

7

8

9

1

2

- 50. (Currently amended) The generator of Claim 37, wherein the clock select circuit eomprises includes a multiplexer.
- 1 51. (Currently amended) The generator of Claim 37, wherein the programmable clock generator further comprises includes a prescalar unit and a post scalar unit whose outputs are fed into a phase locked loop that generates a third clock signal and a fourth clock signal having different frequencies.
- 1 52. (New) A power management method for a computer system comprising:
- dynamically managing power application to each of a plurality of devices of said
 computer system including
 - a) first sensing a current operational usage of each said device; and
 - b) adjusting a frequency of a clock signal from a clock generator to each said device, said frequency in proportion to said usage, wherein said clock signal is supplied by a flexible clock generator including at least one oscillator, and wherein said generator can output at least one signal having a frequency adjustable from less than to greater than a frequency of said at least one oscillator.
 - 53. (New) The method of Claim 52, further comprising:
 - statically managing power application to each said device including

3	a) second sensing to determine if a system device is being used;
4	b) withdrawing power including a clock signal from a device, if said device
5	is not being used;
6	c) determining if an unpowered device is needed; and
7	d) applying power including a clock signal to said unpowered device if said
8	device is needed.
1	54. (New) The method of Claim 53 further comprising:
2	optimizing by a device controller to manage said dynamic power application to each
3	device for a lowest computer system power consumption consistent with required operation of
4	each said device.
1	55. (New) The method of Claim 53 wherein said withdrawing power includes gating
2	off logic and a clock signal to a device, and applying power includes reapplying logic and a
3	clock signal to said device.